Publicado el 07 sept 2026 · Confirmamos el 27 sept 2026 que sigue activo
¿Esta empresa es tuya?8 to 10 yrs of experience in DFT architecture, scan Insertion, compression at core level and SoC level. Experience in ATPG pattern generation, coverage analysis Experience with timing and no-timing simulations Experience in Memory-BIST Have understanding of SSN architecture, clock architecture, OCC
Crea una cuenta gratis para ver el empleo completo y postularte.
