arrow_back 返回搜索
K

Analog Layout Engineer (Lead)

Kandou AI

分享:
placeReading home_work现场 schedule全职 labelEngineering public聚合职位 · DE

event发布于 2026年9月13日 · verified我们于 2026年9月13日 确认该职位仍然有效

这是您的公司吗?

职位介绍

At Kandou , we are redefining the economics of AI infrastructure. Our mission is to democratise AI by significantly reducing the Total Cost of Ownership (TCO) of hardware systems — a critical barrier to scalable adoption. Our proprietary MIMO-over-copper technology powers a high-performance, chiplet-based AI memory fabric that is both scalable and energy-efficient . Unlike traditional interconnects, our solution reduces power consumption significantly while preserving high bandwidth and ultra-low latency — unlocking unprecedented efficiency for AI training and inference at scale. Kandou’s architecture is not just an incremental improvement — it’s a foundational shift in how AI hardware is built for the future. Job title: Analog Layout Engineer (Lead) Location: EU/CH/UK Responsibility Position in custom layout and verification of analog circuits, cells, blocks, and IP for multi-Gigabit high speed chip to chip communication links (SerDes up to and beyond 28Gb/s and/or memory IO) in advanced semiconductor technology nodes Layout and verification of very high-speed analog circuits Interact closely with the design team to understand requirements and implement solutions Support IP and chip level integration Support and interact with customers on requirements, and IP delivery Exposure to flip-chip package technologies Experience Must have experience in custom analog layout of circuits and blocks for multi-Gigabit serial data-link transceivers or HF/RF circuits Must have expertise in layout of high-speed /frequency circuits like amplifiers, oscillators, phase-locked loops, delay-locked loops, and other fundamental building blocks like biasing, buffers, regulators, filters, data converters, etc. Understanding of layout approaches and techniques for high-speed circuits, matching constraints, minimization of parasitics, power grids and ESD requirements Experience on modern semiconductor process technologies including 28nm, 14/16nm, 7nm User of EDA tool for design and verification like Cadence Virtuoso, Spectre/HSpice, Calibre/PVS DRC/LVS, parasitics extraction and modelling, EM, and IR drop, ESD, etc. Skills Self-motivated, with strong sense of ownership and responsibility. Good communicator and team player Manage workload and schedules and report to internal management team Background in Semiconductor Physics Education Graduate in E.E. Find more English Speaking Jobs in United Kingdom on Arbeitnow

继续免费阅读

创建免费账户以查看完整职位信息并申请。

  • badge作品集对企业可见
  • notifications新职位邮件提醒
  • favorite始终免费,无任何隐藏条件