Published on Sep 07, 2026 · We confirmed on Sep 28, 2026 that it's still live
Is this your business?8 to 10 yrs of experience in DFT architecture, scan Insertion, compression at core level and SoC level. Experience in ATPG pattern generation, coverage analysis Experience with timing and no-timing simulations Experience in Memory-BIST Have understanding of SSN architecture, clock architecture, OCC
Create a free account to see the full job and apply.
